¡GoConqr estrena diseño! Cuéntanos qué te parece.

Test

Computing Quiz

Patricia Olivia 8 preguntas

Hacer el test

Este test tiene tipos de pregunta que se abren en el reproductor de siempre.

Preguntas del test (8)

  1. 1What is the role of the arithmetic logic unit?
    1. ATo carry out logical operations
    2. BTo hold the address in memory
    3. CTo send out timing signals
  2. 2The program counter register keeps track of the memory address of which instruction is to be executed next.
    1. AVerdadero
    2. BFalso
  3. 3What are registers?
    1. AIt's the number of bits of information that a processor can process at once.
    2. BIt's a small amount of fast storage, which is a part of the processor calculate used for immediate calculations.
  4. 4What is the clock?
    1. AIt's a timing device that synchronizes when the fetch decode execute cycle runs.
    2. BIt's a device in a digital circuit that performs all the calculations
  5. 5Registers be dedicated to a specific task.
    1. AVerdadero
    2. BFalso
  6. 6The control bus is bi-directional and it consists of [blank_start]16 wires[blank_end]. It transports important information such as [blank_start]messages[blank_end], to tell you when a device has [blank_start]finished a job[blank_end], and it contains [blank_start]interrupt signals[blank_end]. The data bus is also [blank_start]bi-directional[blank_end] and it consists of [blank_start]32 wires[blank_end]. It is used to transport [blank_start]data and instructions[blank_end] between the 3 components of the [blank_start]3 box model[blank_end]. On the other hand the address bus [blank_start]single directional[blank_end] and it carries address signals from the [blank_start]CPU[blank_end] to [blank_start]main memory[blank_end] and the input and output devices.
    1. A16 wires
    2. Bmessages
    3. Cfinished a job
    4. Dinterrupt signals
    5. Ebi-directional
    6. F32 wires
    7. Gdata and instructions
    8. H3 box model
    9. Isingle directional
    10. JCPU
    11. Kmain memory
  7. 7System bus is a connection between different devices.
    1. AVerdadero
    2. BFalso
  8. 8The 4 components of the Van Neumann Architecture are; [blank_start]input and output devices[blank_end], the [blank_start]CPU[blank_end], [blank_start]main memory[blank_end] and the [blank_start]bus stop x system bus[blank_end].
    1. Ainput and output devices
    2. Bclock
    3. Ckeyboard
    4. DCPU
    5. ESPAM
    6. Fserver
    7. Gmain memory
    8. Hsecondary memory
    9. Iregisters
    10. Jbus stop x system bus
    11. Kbus size
    12. LROM

Información

Descripción
AS - Level Computing Test sobre Computing Quiz, creado por Patricia Olivia el 17/01/2016.
Idioma
English
Visitas
0
Valoración
Aún sin valoraciones
Valora este test
Valora este test

Escríbenos

¿Sobre qué es tu mensaje?

¿Qué te parece el nuevo diseño?

¿Te gusta?