Copy and Edit

Vhdl source file

Description

CSD project_1 (EX1A)
Cristina Pérez9355
Mind Map by Cristina Pérez9355, updated more than 1 year ago
Cristina Pérez9355
Created by Cristina Pérez9355 almost 10 years ago
44
0
0
1 2 3 4 5 (0)

Resource summary

Vhdl source file
  1. synthesis
    1. circuit synthesized for a target chip PDL, FPGA
      1. VHDL-based simulation TestBench
        1. behavioral high-level simulation
          2. Gate-level simulation
            1. Run simulation
          3. LAB test & measurements
        2. Circuit_1.vhd
          1. writing a text file scriptum editor
            1. equation
            2. schematic entry translation
              1. schematic
              Show full summary Hide full summary

              0 comments

              There are no comments, be the first and leave one below:

              Want to create your own Mind Maps for free with GoConqr? Learn more.

              Similar

              MINISTERIO DE CULTURA
              Raúl Espiña
              Pensamiento Lógico Computacional
              Bosco Cortés
              EXAMEN 3
              wilson ac
              VHDL
              Fabian Fonseca Edgar
              THE CASES - GERMAN
              Holly Miles
              BIOLOGY B1 5 AND 6
              x_clairey_x
              A Level: English language and literature techniques = Form
              Jessica 'JessieB
              Exchange surfaces and breathing
              megan.radcliffe16
              2PR101 1. test - 2. část
              Nikola Truong
              3MA114 Management_test 1/2
              Jakub Beyr
              Browse Library