Vhdl source file

Description

CSD project_1 (EX1A)
Cristina Pérez9355
Mind Map by Cristina Pérez9355, updated more than 1 year ago
Cristina Pérez9355
Created by Cristina Pérez9355 over 8 years ago
34
0

Resource summary

Vhdl source file
  1. synthesis
    1. circuit synthesized for a target chip PDL, FPGA
      1. VHDL-based simulation TestBench
        1. behavioral high-level simulation
          1. Gate-level simulation
            1. Run simulation
          2. LAB test & measurements
        2. Circuit_1.vhd
          1. writing a text file scriptum editor
            1. equation
            2. schematic entry translation
              1. schematic
              Show full summary Hide full summary

              Similar

              Descripción de hardware en VHDL
              BENIGNO MUÑOZ
              MINISTERIO DE CULTURA
              Raúl Espiña
              Pensamiento Lógico Computacional
              Bosco Cortés
              EXAMEN 3
              wilson ac
              USA stock market collapse
              Emily Tisch
              G481 Mechanics Definitions
              nikeishabk
              History of Psychology
              Reuben Caruana
              Religious Studies- Marriage and the family
              Emma Samieh-Tucker
              Cell Transport
              Elena Cade
              2.1.4 Data Representation
              Lavington ICT