null
US
Sign In
Sign Up for Free
Sign Up
We have detected that Javascript is not enabled in your browser. The dynamic nature of our site means that Javascript must be enabled to function properly. Please read our
terms and conditions
for more information.
Next up
Copy and Edit
You need to log in to complete this action!
Register for Free
13651874
The Von Neumann Architecture
Description
the vn neumann architecture
No tags specified
key stage 3
Mind Map by
Harrison Huang
, updated more than 1 year ago
More
Less
Created by
Harrison Huang
over 6 years ago
266
0
0
Resource summary
The Von Neumann Architecture
Programme Unit
Output
Input
(Data)Memory
Accumulator
(Data)Memory
PC
CPU
ALU
ACC
MDR
Cache
CU
MAR
Address
Data
Load address 5
Add address 6
Store in address 6
End
23
12
1
2
3
4
5
6
Fetch,decode and execute instructions
Programme Counter
Memory Address Register
Memory Data Register
Accumulation
CENTRAL PROCESSING UNIT
Control Unit
Arithmetic/Logic Unit
Memory Unit
Input device
Output device
CPU
A fan that keeps the processor cool
Memory
stores the programme
Processor
Carries out the instructions
CPU
Arithmetic/Logic unit (ALU)
PC (Programme Counter)
MDR (Memory Data Register)
Cache
Control Unit
Control Unit
Sends signals to CPU
Cache
Provides fast access to frequently load instructions and data
Show full summary
Hide full summary
Want to create your own
Mind Maps
for
free
with GoConqr?
Learn more
.
Similar
Aimsir Láithreach
emilydonnelly99
Suffragettes and Suffragists
Amula
To Kill A Mockingbird GCSE English
naomisargent
B3- Science. Cells, Genes and Enzymes.
MissChurro
The English Language Techniques
craycrayley
Rivers GCSE WJEC
Eleanor Monk
English Basic Grammar
tvazacconcia
Online Teaching and Learning
Shawna LeBouthil
Answering Unseen Poetry questions
mcglynnsiobhan
1PR101 2.test - Část 6.
Nikola Truong
Core 1.10 Polymers (Plastics)
T Andrews
Browse Library