Fetch Execute Cycle

Description

The Fetch Execute Cycle as described for AQA AS Computing
Jay Patel
Mind Map by Jay Patel, updated more than 1 year ago
Jay Patel
Created by Jay Patel over 9 years ago
98
2

Resource summary

Fetch Execute Cycle
  1. MAR <-- [PC]
    1. The contents of the Program Counter are copied into the Memory Address Register
      1. This is so that the next instruction can be fetched
    2. MBR<--[Memory] PC <-- [PC]+1
      1. These two actions happen simultaneously
        1. The contents of the Memory Address specified in the MAR are fetched (copied) from memory and placed in the Memory Buffer Register
          1. The contents of the Program Counter are incremented so that it now points to the address of the NEXT instruction
        2. CIR <--[MBR]
          1. The contents of the Memory Buffer Register are copied to the Current Instruction Register
          2. [CIR] Decode
            1. Execute
              1. The OPCODE may require data to be fetched from Memory into the Accumulator
                1. The OPCODE may require data to be put into the Accumulator from the OPERAND
                  1. The OPCODE may require an operation to be applied to the contents of the Accumulator
                  2. The contents of the Current Instruction Register are now decoded by examining the OPCODE
                  Show full summary Hide full summary

                  Similar

                  Computing Hardware - CPU and Memory
                  ollietablet123
                  SFDC App Builder 2
                  Parker Webb-Mitchell
                  Data Types
                  Jacob Sedore
                  Intake7 BIM L1
                  Stanley Chia
                  Software Processes
                  Nurul Aiman Abdu
                  Design Patterns
                  Erica Solum
                  CCNA Answers – CCNA Exam
                  Abdul Demir
                  Abstraction
                  Shannon Anderson-Rush
                  Spyware
                  Sam2
                  HTTPS explained with Carrier Pigeons
                  Shannon Anderson-Rush
                  Data Analytics
                  anelvr