Karteikarten
Chapter 1 - Processor Components
Karten in diesem Stapel (21)
- 1Define 'bus'A set of parallel wires that connects two or more components of a computer
- 2The three buses are collectively known as...System bus
- 3In what direction does the control bus carry signals?Both directions
- 4What is the purpose of the control bus?To transmit, commands, timing and specific status information between system components
- 5What does the control line 'bus request' do?Indicates that a device is requesting use of the data bus
- 6What does the control line 'bus grant' do?Indicates that the CPU has granted access to the data bus
- 7What does the control line 'memory write' do?Causes data on the data bus to be written into the addressed location
- 8What does the control line 'memory read' do?Causes data from the addressed location to be placed on the data bus
- 9What does the control line 'interrupt request' do?Indicates that a device is requesting access to the CPU
- 10What does the control line 'clock' do?Is used to synchronise operations
- 11What does the data bus do?Provides a bi-directional path for moving data and instructions between system components
- 12What does the address bus do?- Divides memory up internally into units called words
- Transmits the memory addresses of words that are used as operands in program instructions - 13What does the ALU (Arithmetic-Logic Unit) do?- Performs arithmetic and logical operations on data
- This could include ADD, DIVIDE etc.
- Can also perform shift and boolean logic operations - 14Define registerA special memory cell that operates at a very high speed.
- 15There are typically how many registers in the CPU?16
- 16Name five registers present in the CPUProgram Counter (PC)
Current Instruction Register (CIR)
Memory Address Register (MAR)
Memory Data Register (MDR)
Accumulator - 17—1 - Accumulator
2 - Memory Data Register (MDR)
3 - Program Counter (PC)
4 - Current Instruction Register (CIR)
5 - Memory Address Register (MAR)
6 - Main Memory - 18What is the name of the cycle that is involved in executing an instruction?Fetch-Decode-Execute Cycle
- 19Which registers are used in the fetch stage of the Fetch-Decode-Execute cycle?- The address of the next instruction is copied from the PC to the MAR
- The instruction at that address is copied to the MDR
- The PC is incremented
The MDR contents are copied to the CIR - 20What registers are used in the decode stage of the Fetch-Decode-Execute cycle?- The instruction in the CIR is decoded and split into the opcode and the operand
- An address is copied to the MAR
- A piece of data is sent to the MDR
- Data to be operated on is sent to the ALU/Accumulator - 21What registers are used in the execute stage of the Fetch-Decode-Execute cycle?None, the appropriate opcode is just carried out on the operand
Informationen
- Beschreibung
- A level Computing Karteikarten am Chapter 1 - Processor Components, erstellt von Lewis Rees am 28/09/2018.
- Erstellt von
- Lewis Rees · Sep 2018
- Aktualisiert
- 28 Sep 2018
- Aufrufe
- 1
- Tags
- Bewertung