Fichas
Sin título
Fichas del conjunto (9)
- 1—RAM IS FASTER THAN ROM
- 25 parts of Von NeumannCPU, Arithmetic and Logic Unit, Registers, Memory!
- 3Rehearse the 'fetch' in the fetch-decode-execute cycleFetch - Copy memory address from the program counter to the MAR. Copy the instruction stored in the MAR address to the MDR. Increment the program counter to point to the address of the next instruction, ready for the next cycle.
- 4Rehearse the 'decode' in the fetch-decode-execute cycleThe instruction in the MDR is decoded by the CU. The CU may then prepare for the next step, e.g by loading values into the MAR or MDR.
- 5Rehearse the 'execute' in the fetch-decode-execute cycleThe instruction is performed. This could be: load data from memory, write data to memory, do a calculation or logic operation, change the address in the PC, or halt the program.
- 6State the purpose of the CPUThe CPU processes data through the fetch-decode-execute cycle
- 7What are the differences in cache levels?Level 1 is the quickest but can store the least. Whilst level 3 has the most storage and is the slowest cache level
- 8List one advantage of a solid state drive (SSD)There are no moving parts in an SSD so it doesn't break as easily
- 9—
Información
- Descripción
- Fichas sobre Sin título, creado por Samuel Moncrief el 10/07/2019.
- Creado por
- Samuel Moncrief
- Visitas
- 4
- Valoración