Mapa mental
1.1 SYSTEM ACHITECTURE

Contenido del mapa
1.1 SYSTEM ACHITECTURE
Program Counter (PC)
- Stores the location of the next instruction in a program waiting to be fetched
Memory address register (MAR)
- stores the location for data to be fetched from or sent to memory
Memory data register (MDR)
- Stores the data that has been fetched from or waiting to be sent to memory
Accumulator
- Stores the result of a calculation preformed by the ALU
Current instruction register
- Stores the instruction ready to decode
Arithmetic logic unit
- part of a (CPU) that carries out arithmetic and logic operations in computer instruction
Control unit
- works with the CPU to CONTROL THE FLOW OF DATA WITHIN THE SYSTEM and to decode instruction
Cache
- Small temporary volatile memory, stores frequently used instructions, quicker fro CPU to access than main memory
Main memory (RAM)
- this is the volatile memory that stores data and programs currntly in use
fetch-execute cycle
- fetch
- the processor checks the program counter to see which instruction to run next
- the program counter gives an address value in the memory of where the next instruction is
- the processor fetches the instruction value from its memory location
- the program counter gives an address value in the memory of where the next instruction is
- the processor checks the program counter to see which instruction to run next
- Decode
- decoding the instructions in the ALU, storing the result of the CR
- Execute
- the instruction is performed .once this is complete, the processor goes back to the program counter to find the next instruction
- this cycle is repeated until the program ends
- the instruction is performed .once this is complete, the processor goes back to the program counter to find the next instruction
- fetch
factors affecting CPu performance
- clock speed
- represents the number of fetch -execute cycles per seconds
- cache size
- the holding area for data from the RAM stores frequently used instructions
- number of cores
- number of independent cores within the CPU
- clock speed
Imágenes y archivos del mapa
Información
- Descripción
- Mapa Mental sobre 1.1 SYSTEM ACHITECTURE, creado por Josh Ferguson el 01/05/2018.
- Creado por
- Josh Ferguson
- Visitas
- 0
- Valoración