Mapa mental
System Architecture
Conteúdo do mapa
System Architecture
FDE CYCLE
- Fetch instructions
- Essentially, all a CPU does is carry out instructions, one after another, billions of times a seconds. The Fetch-Decode-Execute cycle describe how it does it.
- 1)Copy memory address from the program counter to the MAR
- 2)Copy the instructions stored in the MAR address to the MDR.
- 3)Increment (increase) the program counter to the point to the address of the address of the next instructions, ready for the next cycle
- 2)Copy the instructions stored in the MAR address to the MDR.
- 1)Copy memory address from the program counter to the MAR
- Decode instructions
- The instruction in the MDR is decoded by the CU. The CU may then prepare for the next step, e.g by loading values into the MAR or MDR
- Execute instruction
- The instructions is performed. This could be: Load data from memory, write data to memory, do a calculation or logic operation (using the ALU), change the address in the PC, or halt the program
- Essentially, all a CPU does is carry out instructions, one after another, billions of times a seconds. The Fetch-Decode-Execute cycle describe how it does it.
- Fetch instructions
Registers
- Accumulator - The part of the ALU that stores the intermediates results when doing a calculation
Informações
- Descrição
- Year 10 Computing Mapa Mental sobre System Architecture, criado por Albert Thomas em 10-05-2017.
- Criado por
- Albert Thomas · mai 2017
- Atualizado
- 10 mai 2017
- Visualizações
- 0
- Histórico
-
- Criado por Jarran Phagura · 10 mai 2017
- Copiado por Albert Thomas · 10 mai 2017
- Avaliação