Computer architecture multicore CPU and disk access time terms

1. 1The latest trend in high-performance CPU design embeds multiple CPUs and cache memory on a single chip—an approach called ____.
   

   1. Amulticore architecture
   2. Bpartial execution architecture
   3. Cmultipath architecture
   4. Dmultiple-processor architecture
2. 2____ is a cost-effective approach to computer system design when a single computer runs many different application programs or services.
   

   1. AMultipath architecture
   2. BMulticore architecture
   3. CMultiple-processor architecture
   4. DPartial execution architecture
3. 3____ is the sum of average access delay and the time required to read a single sector.
   

   1. ARotational latency
   2. BTrack-to-track seek time
   3. CAverage access time
   4. DSynchronization delay
4. 4The time needed to move from one track to another is called ____, typically measured in milliseconds.
   

   1. Atrack-to-track seek time
   2. Brelocation seek time
   3. Caverage seek time
   4. Drandom seek time
5. 5Given the rapid pace of change in computer technology, a manager must have a broad understanding of current technology and _____.
   

   1. Aindustry standards
   2. Bintegration standards
   3. Cbest practices
   4. Dfuture technology trends
6. 6Digital libraries of the ____ professional societies are important sources of unbiased technology information.
   

   1. AAITP and ACM
   2. BAITP and IEEE
   3. CIEEE and InformationWeek
   4. DACM and IEEE
7. 7A ____ is a set of computing resources with front-end interfaces and back-end resources.
   

   1. Ablade
   2. Bcluster
   3. Cgrid
   4. Dcloud
8. 8Subsequent groups of bits after the first group in an instruction hold its input values, called ____.
   

   1. Aop codes
   2. Boperands
   3. Coperators
   4. Dwords

Description

ITE Quiz on Untitled, created by Turtle Stroller on 18/09/2017.

Author

Turtle Stroller

Language

English

Views

0

Tags

ite

Rating

No ratings yet

Rate this quiz

Rate this quiz

More on System Architecture and the CPU