Quiz
A+ midterm #1
This quiz has question types that open in the usual player.
Questions in this quiz (38)
1[blank_start]Processor frequency[blank_end] Speed at which processor operates internally
- AProcessor frequency
2[blank_start]Multiplier[blank_end] Factor multiplied against system bus frequency Determines processor frequency
- AMultiplier
3[blank_start]32 bit processors[blank_end] known as x86 processors
- A32 bit processors
4[blank_start]Hybrid processors[blank_end] known as x86-64 processors
- AHybrid processors
5[blank_start]64 bit processors[blank_end] known as x64 processors
- A64 bit processors
6[blank_start]Memory cache[blank_end] Each core in a processor has its own L1 and L2 caches
- AMemory cache
7[blank_start]Memory controller[blank_end] Included in processor package. Significant increase in system performance.
- AMemory controller
8[blank_start]Random access memory[blank_end] Holds data and instructions used by CPU
- ARandom access memory
9[blank_start]Static random access memory[blank_end] SRAM
- AStatic random access memory
10[blank_start]dual inline memory module[blank_end] DIMM
- Adual inline memory module
11[blank_start]small outline dual inline memory module[blank_end] SO-DIMM
- Asmall outline dual inline memory module
12[blank_start]microDIMM[blank_end] used on subnotebook computers
- AmicroDIMM
13[blank_start]Data path width[blank_end] , [blank_start]data moves[blank_end] Differences among DIMM, RIMM, SIMM modules
- AData path width
- Bdata moves
14[blank_start]Synchronous dual random access memory[blank_end] SDRAM
- ASynchronous dual random access memory
15[blank_start]Double Data Rate[blank_end] DDR
- ADouble Data Rate
16[blank_start]Early single channel DIMM[blank_end] Memory controller is accessed one DIMM at a time
- AEarly single channel DIMM
17[blank_start]Dual channel[blank_end] Memory controller communicates with two DIMMs at the same time
- ADual channel
18[blank_start]Triple channel[blank_end] Accesses three DIMMs at once
- ATriple channel
19[blank_start]Quad channeling[blank_end] Introduced with Intel Sandy Bridge chipsets and processors
- AQuad channeling
20[blank_start]Single sided DIMM[blank_end] Memory chips installed on one side of module
- ASingle sided DIMM
21[blank_start]Double sided DIMM[blank_end] Memory chips installed on both sides of module
- ADouble sided DIMM
22[blank_start]Memory bank[blank_end] Memory processor addresses at one time
- AMemory bank
23[blank_start]Dual ranked[blank_end] DIMMs providing two or more banks.*Reduces overall memory price at the expense of performance.
- ADual ranked
24[blank_start]Error correcting code[blank_end] Detects and corrects error in a single bit
- AError correcting code
25[blank_start]Parity[blank_end] error-checking based on an extra (ninth) bit
- AParity
26[blank_start]Odd parity[blank_end] Parity bit set to make odd number of ones
- AOdd parity
27[blank_start]Even parity[blank_end] Parity bit set to make even number of ones
- AEven parity
28[blank_start]Parity error[blank_end] Number of bits conflicts with parity used
- AParity error
29[blank_start]Registered DIMM[blank_end] Uses registers
- ARegistered DIMM
30[blank_start]Buffered and registered DIMM[blank_end] Hold data and amplify signal before data written
- ABuffered and registered DIMM
31[blank_start]Unbuffered DIMM[blank_end] No buffers or register support
- AUnbuffered DIMM
32[blank_start]Fully buffered DIMM[blank_end] Uses an advanced buffering technique
- AFully buffered DIMM
33[blank_start]Column access strobe[blank_end] CAS
- AColumn access strobe
34[blank_start]Row access strobe[blank_end] RAS
- ARow access strobe
35[blank_start]Memory module ads[blank_end] Provide CAS latency value within series of timing numbers
- AMemory module ads
36[blank_start]Direct Rambus DRAM[blank_end] Also known as RDRAM, Direct RDRAM, Rambus
- ADirect Rambus DRAM
37[blank_start]C RIMM[blank_end] Placeholder module
- AC RIMM
38[blank_start]Rambus inline memory module[blank_end] RIMM
- ARambus inline memory module
Information
- Description
- Quiz on A+ midterm #1, created by john daryl asparin on 23/10/2018.
- Author
- john daryl asparin
- Language
- English
- Views
- 3
- Rating
- No ratings yet Rate this quiz