Computer Architecture and the CPU mind maps
890 mind maps by 757 users · Page 1 of 23
This GoConqr page gathers mind maps on Computer Architecture and the CPU, from processor components and registers to assembly language and memory. School students and university students can use them to revise these topics, while teachers can find ready-made material. There are over 850 mind maps spanning school and university study. Pick a map to start exploring.
Select topic
- Von Neumann and Harvard architectures170
- CPU components222
- CPU registers55
- Fetch-decode-execute cycle106
- Computer buses67
- Memory and cache69
- Input/output and interrupts24
- Instruction sets and addressing modes9
- Assembly language and machine code17
- Little Man Computer20
- Processor types and RISC vs CISC56
- Pipelining and parallel processing12
- CPU performance23
Mind maps
-
31 nodesParts of the CPU The Accumulator · The ALU · The Program Counter · The Memory Address Re... · The Current Instructi... · The Control Bus
-
70 nodesCPU Central Processing Unit · uses buses to transfe... · MACHINE CYCLE
-
31 nodesSystem Bus Bus Interconnection · Bus Hierachy · Characteristic Of Bus · PCI and PCI Express
-
28 nodesAssembly Language uses mnemonics to rep... · assembler then transl... · assembler translates ... · BRP · ADDRSSING MODES
-
19 nodesCPU - Components Control Unit (CU) · Arithmetic Logic Unit... · Arithmetic Logic Unit... · Registers
-
17 nodesCPU registers Memory Address Regist... · Memory Data Register ... · Current Instruction R... · Program Counter (PC) · Accumulator (ACC) · A CPU register is a q...
-
21 nodesFetch, Decode & Execute Cycle The Fetch Step · The Decode Step · The Execute Step · Abbreviations
-
14 nodesRegisters MAR · ACC · MDR · CU · CIR · ALU
-
50 nodesSystems Architechture, and Storage The CPU · The Function and Char... · Memory · Storage
-
31 nodesThe CPU Components of he CPU · Factors that affect t... · Fetch, Decode, Execute · The purpose of the CP...
-
16 nodesFetch Execute Cycle MAR <-- [PC] · MBR<--[Memory] PC <--... · CIR <--[MBR] · [CIR] Decode
-
221 nodesChapter 3: A Top-Level view of Computer function And Inter-Connection (2621) At a top level, a com... · we can characterize a... · 3.1 Computer Components · 3.2 Computer Function · 3.3 Interconnection S... · 3.4 Bus Interconnection
-
52 nodesW. Stallings. Cap. 17 - Parallel Processing Types of Parallel Pro... · Parallel Organizations · SYMMETRIC MULTIPROCES... · Organization · Multiprocessor Operat... · The MESI Protocol
-
121 nodesProcessor Fundamentals Von Neumann Machine · Registers · RTN · Interrupts · Fetch Execute Cycle · Addressing
-
76 nodesAdvanced Computer Architecture Introduction · ISA
-
235 nodesComputer_Architecture Classes of Computers · CPU · implementation of a c... · memory · security · I/O Organisation
-
399 nodesChapter 3: Input Output Bus structure and ope... · Arbitration · Accessing I/O devices · Interrupts · Interface circuits · Interconnection stand...
-
40 nodesCONTROL OF THE PROCESSOR Functional Requiremen... · Control Signals: We h... · A Control Signals Exa... · Internal Processor Or... · The Intel 8085: To il...
-
125 nodesCache Coherence Informal definition · Important concepts · Cache Coherence proto... · Is there any cache co...
-
63 nodesHardware Buses · Types of Memory · Networking · CPU
-
171 nodesVector Computers Flynn's Taxonomy · MIMD vs SIMD · SIMD vector processors · Vector Instruction Op... · Vector length registers · Memory Banks
-
36 nodesmicroprocessor It is the most comple... · Matuk, J. (2009, Nov ... · Gary McWilliams in Au...
-
198 nodesComputer Architecture Function and Intercon... · Cache Memory · Internal Memory · Computer Evolution an...
-
170 nodesMILESTONES IN COMPUTER ARCHITECTURE The Zeroth Generation... · The First Generation—... · The Second Generation... · The Third Generation—... · The Fourth Generation... · The Fifth Generation—...
-
68 nodes1_Computer organisation and architecture Processor · Main memory · Address bus · Data bus · Control bus · I/O controllers
-
102 nodes1.1.1 – Structure & Function of the Processor CPU · Fetch - Decode - Exec... · Architecture
-
98 nodesArchitecture Vs Organisation Architecture · Organization · Comp Arch & Cloud comp · Processors · Structure & Function · System bus: Different...
-
11 nodes1.1 Isaac Clements ALU · The way a pc executes... · A central processing ... · MAR MAR is short for ... · A register is a very ... · Function The central ...
-
11 nodes1.1 Felix Sannert ALU · The way a pc executes... · A central processing ... · MAR MAR is short for ... · A register is a very ... · Function The central ...
-
100 nodesOCR AS Computing - Characteristics of Processors Structure Of A Processor · Fetch-Decode-Execute ... · CPU Performance · Architectures · CISC vs RISC · Multicore and Paralle...
-
87 nodesCONTROL OF THE PROCESSOR Functional Requirements · Control Signals · A Control Signals Exa... · Internal Processor Or... · The Intel 8085
-
53 nodesThe CPU, Instruction Fetch & Execute A Bog Standard Archit... · The Fetch, Decode, Ex...
-
102 nodesHardware Processor · Memory · Devices · Buses · Fetch-Execute Cycle
-
84 nodesCONTROL OF THE PROCESSOR Functional Requirements · Control Signals · A Control Signals Exa... · Internal Processor Or... · The Intel 8085
-
72 nodes1.1 System Architecture Registers · FDE cycle · Characteristics · Embedded systems · Components · Purpose of the CPU
-
70 nodesSTRUCTURE & FUNCTION OF THE PROCESSOR 1.1.1 ARITHMETIC & LOGIC UN... · CONTROL UNIT (CU) · BUSES · SPECIAL-PURPOSE REGIS... · CENTRAL PROCESSING UN... · FETCH-DECODE-EXECUTE ...
-
40 nodesfeatures of Arduino and ESPdevices . Definition of Arduino · ESP definition · Future of Arduino and... · Practical applications · Comparison of features · Programming and devel...
-
67 nodesTypes of Processor Instruction Sets · Parallel Processing · Structure and Function
-
31 nodes1.1 System Architechture System Buses · Internal Components -... · External Components -... · ROM - Read Only Memor... · EEPROM - Electronical... · I/O Controllers - The...
-
53 nodesHardware & Data transmission Central components of... · Buses · Device connectivity
More Computer Architecture and the CPU resources
About computer architecture and the cpu mind maps
GoConqr OriginalComputer Architecture and the CPU mind maps
The maps on this page show different parts of the unit. Processor Fundamentals brings together registers, addressing, assembly language and the fetch-execute cycle. CPU registers focuses on individual registers, while Assembly Language covers mnemonics and translation into machine code.
For a starting point, try Processor Fundamentals to see several topics together. Then use CPU registers to look more closely at the names and roles of registers. Fetch, Decode & Execute Cycle offers a view of the steps involved in processing an instruction.
Revise with a map
Follow a branch of a map, then cover it and try to recall the connections. Reopen it to check what you missed. If you want to test your understanding with questions, switch to a quiz on the unit page; return to a map when you want to review a topic visually.
Choose a branch and see what you can recall.
Frequently asked questions
Which mind map should I start with?
Processor Fundamentals is a useful starting point if you want to see several topics together. It includes registers, addressing, assembly language and the fetch-execute cycle. For a narrower focus, try CPU registers and follow its branches for the individual registers.
Are these mind maps free to use?
Yes. Every mind map listed here is free to open and study, without an account. The resources were made by GoConqr users. A free account also lets you save quiz scores and make your own quizzes, mind maps, flashcards and notes.
Which levels do these mind maps suit?
The page includes material for school and university study. Some listed resources mention courses such as GCSE Computer Science and A-level Computer Science. School students can look for a map close to their course, while university students can browse topics such as advanced computer architecture.